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Superconducting single-flux-quantum SFQ circuits have so far been developed and optimized for
operation at or above helium temperatures. The SFQ approach, however, should also provide
potentially viable and scalable control and readout circuits for Josephson-junction qubits and other
applications with much lower, millikelvin, operating temperatures. This paper analyzes the
overheating problem which becomes important in this temperature range. We suggest a thermal
model of the SFQ circuits at subkelvin temperatures and present experimental results on overheating
of electrons and silicon substrate which support this model. The model establishes quantitative
limitations on the dissipated power both for “local” electron overheating in resistors and “global”
overheating due to ballistic phonon propagation along the substrate. Possible changes in the thermal
design of SFQ circuits in view of the overheating problem are also discussed. © 2006 American
Institute of Physics. DOI: 10.1063/1.2187276
I. INTRODUCTION
It is widely accepted that potential scalability by means
of the present-day or prospective microelectronic technology
is the main advantage of solid state qubits and, in particular,
superconducting qubits see, e.g., Refs. 1 and 2. One of the
many requirements necessary to realize this potential is a
reasonably high integration density of both the qubit and
control circuits, which almost unavoidably means that con-
trol circuits should be located close to qubits with their mil-
likelvin operating temperatures and are allowed to dissipate
only a small amount of energy. The requirement of low en-
ergy dissipation and the ability to function below liquid-
helium temperatures make superconductor single-flux-
quantum SFQ devices3 the most promising candidate for
prospective qubit control circuit technology.4 Reported SFQ
devices are also much faster than their semiconductor coun-
terparts see, e.g., Ref. 5 and, as a result, should provide a
much better accuracy of qubit control.
Although the SFQ circuits have been investigated for
many years, one of the implied “design objectives” of these
investigations was the possibility to increase rather than de-
crease the operating temperature, and many of the suggested
approaches cannot be immediately applied to qubit control
circuits. The main obstacle introduced by low operating tem-
peratures is a dramatic degradation of thermal conductivities
of all materials at millikelvin temperatures. This should
cause strong overheating of the SFQ circuits, which dissipate
power that is small in comparison to semiconductor devices,
but is still very significant in the subkelvin temperature
range. Overheating establishes effective temperature of the
SFQ components far above the bath temperature. It also af-
fects the qubit part of the circuit both directly, through the
heat flow to qubits, and indirectly, by creating stronger elec-
tromagnetic noise that acts as an extra source of decoherence
for qubits.
In this work, we analyze the overheating problem facing
SFQ circuits at subkelvin temperatures. The analysis results
in a semiquantitative understanding of the magnitude of the
SFQ-induced disturbance of the qubits and rescaling of the
SFQ circuits required to satisfy thermal constraints of the
subkelvin temperature range. The main elements of this res-
caling can be summarized as follows. For a given clock fre-
quency of a conventional SFQ circuit, its power dissipation
P is proportional to typical critical current of the Josephson
junctions in the circuit. In turn, the critical current cannot be
reduced below some thermal value which scales linearly
with effective operating temperature T of the circuit because
of the thermally induced errors in its dynamics. Finally, the
temperature T is determined by the balance between the dis-
sipated power P and efficiency of the heat removal from the
circuit. Qualitatively, since the thermal conductivities of all
materials show strong dependence on the temperature T, di-
rect rescaling of conventional SFQ circuits will be capable of
providing only relatively modest reduction of their effective
temperature in practical terms, to about 0.4 K. Overheating
of the SFQ components of this magnitude requires their care-
ful thermal insulation from the qubits, which in the case of
SFQ circuits with large complexity can be easily achieved by
placing them on a separate chip. Alternative solutions, such
as specially modified substrates or advanced thermal cou-
pling with the sink, are more complicated and as a result they
could be recommended for “industrial-type” projects.aElectronic mail: savin@boojum.hut.fi
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II. HEAT FLOW AT SUBKELVIN TEMPERATURES
AND ESTIMATES OF THE THERMAL RESISTANCES
The temperature of a superconductor integrated circuit is
defined by the balance of the power dissipated in the circuit
resistances and the efficiency of transfer of this power from
the circuit to the sink. We start by discussing the thermal
conductance between heat-generating resistors and the heat
sink. A typical thermal structure of a superconductor circuit
is shown in Fig. 1. Its complexity makes precise determina-
tion of temperature distribution in prospective SFQ and qubit
circuits hardly possible. There are several factors that have
the main effect on the temperature distribution. The first is
the electron-phonon coupling limiting the heat transfer be-
tween electron gas and the lattice which is responsible for the
electron overheating. The magnitude of the lattice overheat-
ing is mainly determined by the competition of the thermal
resistance associated with the phonon propagation along the
substrate on the one hand, and on the other hand, the bound-
ary “Kapitza” resistances between the adjacent layers of
different materials due to their acoustic mismatch or the ther-
mal resistance of amorphous dielectrics typically SiO2 and
different epoxies used for electric isolation of circuit com-
ponents and for thermal connections of the integrated circuit
with the sink.
Phenomenologically, all heat transfer mechanisms
should be rather similar at low temperatures and are charac-
terized by the material-independent power  of the power-
law dependence of the heat flux on temperature, a material-
dependent prefactor  in this power law.6–8 In the
“differential” form, expression for the heat flux P between
the two regions with temperatures T1 and T2 is valid for
small temperature difference TT2−T1T1T2T,
P = TT . 1
The corresponding “integral” expression valid for arbitrary
T1 and T2 is
P =

 + 1
T2
+1
− T1
+1 . 2
In the next subsections we discuss different specific
mechanisms of the heat conduction and their effect on the
temperature distribution in the SFQ circuits.
A. Electron-phonon coupling
Electrons in the bias and shunt resistors are the main
sources of the dissipated energy in the SFQ circuits and, as a
result, have the highest temperature among the elements of
the circuit. This temperature is the most important one for
the circuit operation since the magnitude of the fluctuation-
induced errors obviously depends on the electron rather than
phonon temperature. Resistors in the SFQ circuits are typi-
cally attached at the ends to superconducting electrodes so
that the heat flow through the contacts is suppressed by An-
dreev refection. Electron-phonon relaxation provides then
the main mechanism of electron cooling in the resistors. Ac-
cording to the standard model of this relaxation in a metal,
steady-state electron temperature Te and the lattice tempera-
ture Tp in the resistor are related as follows:9,10
Pe−p = Te
5
− Tp
5 . 3
Here Pe−p is the heat flux between the electrons and the
lattice,  is a material constant, and  is the volume of the
resistor. For metals, a typical value of  is 1
109 W m−3 K−5. Equation 3 shows that electron-phonon
coupling decreases very rapidly with temperature, and at
subkelvin temperatures electrons in the resistors are signifi-
cantly overheated by an electrical current. Because of the
strong power-law dependence in Eq. 3, and for power val-
ues relevant for the SFQ circuits, electron temperature is
determined mostly by the applied power and only little by
the lattice temperature and for TeTp can be safely esti-
mated as TePJ / 1/5, where PJ is the Joule heating
due to electrical current through the resistor. For the power
range and resistor volumes of interest on the order of nW
and 	m3, respectively, this estimate falls into the tempera-
ture interval of 0.1–1 K. In this temperature range, the ther-
mal resistance Gp-sub
−1  between phonons in the film and the
substrate is usually taken to be rather small compared to the
electron-phonon resistance Ge-p
−1  due to strong coupling be-
tween phonon systems in a thin film and a substrate,10–12 so
that the effective “electron-substrate” coupling can be de-
scribed by Eq. 3.
An experiment to check the validity of Eq. 3 and the
arguments above in realistic conditions was performed, using
a typical wafer from HYPRES, Inc.,13 with molybdenum re-
sistors. The idea of the experiment was to use transition at
FIG. 1. Cross section a and a simplified thermal diagram b of a typical
SFQ-qubit integrated circuit glued to a massive thermal sink.
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temperature Tc of Mo resistor from normal to superconduct-
ing state as an electron thermometer and estimate the
electron-phonon thermal coupling as follows. In spite of the
limitation that we can detect only one electron temperature
Tc measured to be 0.893 K for these Mo resistors we can
measure the Joule heating power needed to keep the resistor
in the resistive state at a temperature just above Tc, for dif-
ferent smaller lattice temperatures. Thus this measurement
produces all the data necessary for analysis based on Eq. 3:
the electron temperature Te=Tc, the heating power, and the
phonon temperature which we take to be equal to the tem-
perature T0 of the sample holder. This approximation is jus-
tified, since at temperatures T0 below the electron tempera-
ture Tc the actual phonon temperature is practically irrelevant
because of the strong power-law dependence in Eq. 3.
Figure 2a illustrates our measurement procedure. We
make use of strong hysteresis of the current-voltage charac-
teristics of the resistor. Initially, at low currents, the resistor
remains in the superconducting state and PJ0 trace A
→B in Fig. 2a. Only after exceeding the critical current of
the molybdenum strip Ic=1.065 mA at T0=380 mK in Fig.
2a we dissipate power in the resistor B→C corresponds
to superconducting-normal state transition. Now the Joule
heating is very strong, and only by reducing the current far
below the critical current to IresT0 D→E in Fig. 2a we
reduce the electron temperature sufficiently to finally detect
transition back to the superconducting state E→F. The
power at this working point, PJ=RIres
2 T0, heats the system
up to Te=Tc. Experimental values of Ires at different bath
temperatures and heating powers PJ as a function of Te
5
−T0
5
are presented in Figs. 2b and 2c. The dashed line shows a
good fit of the measured data using Eq. 3, =24 	m3, and
 = 0.9 109 W m−3 K−5. 4
We see that the electron-phonon constant obtained from this
fit is indeed in line with the typical metal values.
Generally a SFQ circuit contains a large number of re-
sistors with different electronic temperatures and the error
rate depends on all these temperatures. However, the cumu-
lative effect of electronic temperatures Teb and Tes of the two
resistors used to bias Rb and shunt Rs the same Josephson
junction can be reduced to a single noise temperature TN,
TN = TebRs + TesRb/Rs + Rb . 5
To get a feeling for the magnitude of possible electron over-
heating we estimate the noise temperature TN for a typical
junction with critical current Ic=10 	A biased by the dc Ib
=7 	A. The junction is critically damped c=1 by a resis-
tor Rs=10 
 IcRs=100 	V and the bias voltage Vb is taken
to be about 300 	V, i.e., Rb=43 
. These parameters are
reasonable for the fabrication technology for the subkelvin
circuits offered by HYPRES, Inc., which is the only one
available commercially. In this technology, Josephson junc-
tions have 100 A/cm2 density of critical current and all re-
sistors are made of a 0.1 	m PdAu film with 2 
 sheet
resistance. The bias current Ib in the resistor Rb is nearly time
independent and therefore Teb can be estimated in the steady-
state model. Resistor volume b required for the calculation
of the specific heat flux Pe-p can be varied freely while keep-
ing its resistance set by the ratio of its length and width
constant. According to a conventional miniaturization wis-
dom the resistor dimensions should be made as small as
possible. In HYPRES technology, the minimal recommended
dimension width is 3 	m and the 43 
 resistor is 65 	m
long in this case. For comparison we will calculate also over-
heating of the bias resistor of a larger size, with 10 	m
width.
From the dissipated power PJ=7 	A300 	V=2.1
10−9 W and resistor volume b that for our two examples
is equal to 1.910−17 and 2.110−16 m3, we see that at Tp
=0 the corresponding electronic temperatures in the two
cases are very close: 0.64 and 0.4 K, despite the factor-of-10
difference in volumes. Shunt resistor Rs can in principle be
much colder with Te approaching Tp since the current flows
via it only during short picosecond SFQ pulses generated
by the Josephson junction. Each of such pulses dissipates
FIG. 2. Electron-phonon coupling experiment see details in the text. a
Transition of a Mo resistor from superconducting to normal state A→B
→C→D and from normal to superconducting state D→E→F→A at
T0=380 mK. b Dependence of Ires on bath temperature T0. c Dependence
of heating power on Te
5
−T0
5
.
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energy of about Ic0, where 0 is the magnetic flux quan-
tum, 0= /e. Corresponding evolution of electron tem-
perature is described by the equation
PJ = Pe−p + CedTe/dt , 6
where the heat flux Pe-p is given by Eq. 3 and Ce is the heat
capacity of the electron gas. The linear dependence of Ce on
temperature: Ce=eTe, where e200 J m−3 K−2,14 and the
fact that in the relevant temperature range the SFQ pulses are
very fast in comparison to the relaxation time,
e−p = e/3T−3  0.07 	s K3T−3, 7
give the following relation for electron temperature Tei after
passage of i SFQ pulses:
Tei
2
= Tei−1
2 + 2Q/es. 8
For the junction parameters in our example, the dissipated
energy is Q Ic0210−20 J and the shunt resistor vol-
ume is s=4.510−18 m3. If we start then from Te0=0, elec-
tron temperature jumps sequentially to 7, 10, 12 mK, etc.
These figures show that our shunt resistor will not be over-
heated during a “single shot” experiment with only a few
SFQ pulses.
As one can see from Eqs. 6 and 3 with PJ=0, and
assuming again that Tp=0, electron temperature changes be-
tween the jumps with time t nonexponentially,
Te
3
= e/3/t , 9
and the notion of the relaxation time introduced in Eq. 7
cannot be used rigorously, but gives only the characteristic
time scale of the temperature variations. Nevertheless, Eq.
7 shows qualitatively that overheating of the shunt resistors
becomes significant if the pulse repetition rate exceeds
10 MHz. In particular, at an achievable 10 GHz clock fre-
quency the power is dissipated quasicontinuously and elec-
tron temperature of the shunt is constant and high, about
0.4 K.
From this discussion we see that the noise temperature
TN of a Josephson junction in our example can range from
75 mK for the junction that is not switching frequently and
has the bias resistor of large volume, to 0.44 K for the con-
tinuously switching junction with the small-volume bias re-
sistor. However, even in the regime of low TN, the real elec-
tron temperature of the bias resistor is high about 0.4 K and
can produce other overheating effects besides errors in the
SFQ circuit operation.
B. Phonon resistances and temperature distribution
along the chip
The second important thermal resistance in the chain
Fig. 1 of the heat propagation from a resistor is that of the
substrate. A typical substrate can be viewed as a generic
insulator crystal with thermal conductivity K that can be
written at low temperatures as
K = Cl/3 10
and depends on three different parameters. Specific heat C
and an average speed of sound  are characteristics of the
material that are temperature dependent but are practically
independent of material imperfections and sample geometry.
For instance, for silicon substrates at low temperatures these
constants give
Kl = 1200T3l W m−2 K−4 . 11
In contrast to C and , the mean free path l depends strongly
on the crystal quality, doping concentration, and other pa-
rameters and varies from several centimeters in single crys-
tals to a few tens of nanometers in glasses. For instance, the
mean free path of thermal phonons in single-crystal Si can
reach up to a few centimeters at subkelvin temperatures.15 In
this case, the actual thermal conductivity and temperature
profile in a wafer with thickness d l is determined by prop-
erties of phonon scattering at the surfaces; therefore thermal
conductivity depends on surface properties. In a typical situ-
ation of rough surface with diffusive scattering, the conduc-
tivity can still be estimated from Eqs. 10 or 11 by taking
ld. For specular reflection, ballistic phonon propagation in
a single-crystal substrate can lead to complicated tempera-
ture profiles determined by the “geometric optics” of
phonons.16
For a thin wafer, the temperature profile along it due to
heat spreading from a resistor is determined by the competi-
tion between the heat conduction along the wafer and heat
transfer to the sample holder which acts as the heat sink. The
heat resistance to the sink consists Fig. 1 of the heat resis-
tance of the layer of glue epoxy and the Kapitza resistance
of the Si-epoxy and epoxy-Cu interfaces due to mismatch of
acoustic properties of these materials. The acoustic-
mismatch theory of the Kapitza resistance6,17 describes the
interface conductance GK in terms of probability D for
phonons to be transmitted through the interface. In the case
of plain interface between the two materials with equal
sound velocities , “transparency” D is determined by the
difference of their acoustic impedances Z1,2,
D = 4Z1Z2/Z1 + Z22, 12
where Zi=i, and i is the mass density of the material. The
interface thermal conductance is then given by the expres-
sion similar to Eq. 10, GK=CD /4, i.e.,
GK = KT3. 13
The values of coefficient K for various interfaces, including
those encountered in a typical SFQ chip Fig. 1, can be
found, e.g., in Refs. 6, 18, and 19. In general, K lies in the
range of 10–1000 W m−2 K−4 for most of the dielectric-to-
dielectric or dielectric-to-metal interfaces.
The thermal conductance of the epoxy or other glue
layer between the substrate and the sink depends on several
factors, including the deposition method.20 For sufficiently
thick layers, however, the conductance should follow the T2
temperature dependence characteristic for amorphous mate-
rials in the subkelvin temperature range,6,21
K = T2, 14
where  is within the range of 0.001–0.1 W m−1 K−3. The
two thermal resistances 13 and 14 are connected in series
and both contribute to the substrate-sink resistance. The
084501-4 Savin et al. J. Appl. Phys. 99, 084501 2006
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dominant contribution is determined by the thickness da of
the amorphous layer, with the transition between mostly
Kapitza to mostly bulk resistance occurring at a characteris-
tic value da= / KT. At T1 K, and  and K at interme-
diate values within the ranges mentioned above, da is order
of 100 	m, implying that at the subkelvin temperatures the
substrate-sink resistance should typically be dominated by
the Kapitza resistance. This is because the thickness of the
glue layer, while uncertain, should not be much larger than
100 	m.
To obtain experimental insight in the actual temperature
profile on a standard silicon substrate we performed a few
experiments with a virtually pointlike heater and local ther-
mometers at different distances from it. A small 0.5
0.5 	m2 superconductor-insulator-superconductor SIS
tunnel junction placed in the center of a silicon chip and
biased above the double gap voltage was used as a heat
source. Superconductor electrodes were aluminum, with alu-
minum oxide as the tunnel barrier. Similar junctions at dif-
ferent distances from the heater were used as thermometers.
In some of the experiments superconductor-insulator-normal
metal-insulator-superconductor SINIS structures were used
instead as heaters and thermometers with similar results see
Fig. 3. The size of the normal copper island in this case was
about 20.2 	m2. In both schemes, the strong temperature
dependence of the quasiparticle current-voltage characteris-
tics served as a local probe of temperature on the surface of
the chip. Figure 4 shows the results of a measurement on a
wafer used by HYPRES, Inc.,13 as a standard substrate for
Josephson-junction circuits. The thickness of the boron
doped 10 
 cm, double-side polished 	100
 wafer was
0.635 mm and the size of the chip was 88 mm2. Tempera-
ture as a function of power was measured at two different
distances 7 	m and 2.8 mm from the heat source placed
approximately in the center of the chip. The bath temperature
of the experiment was 77 mK. The temperature at the dis-
tance of 7 	m from the heat source reaches twice the bath
temperature at the power level of 0.15 nW. Power of
180 nW is required to heat the thermometer at the distance of
2.8 mm from 77 up to 150 mK. In addition to the samples
made from a typical HYPRES wafer, a few other silicon
wafers with different thicknesses of oxide layer including
wafer with a thin native oxide layer have been measured and
showed similar results.
To attempt fitting these results using the understanding
of the phonon heat transport described at the beginning of
this section, we need to use different models for the short and
long distances from the heater. For distances shorter than the
substrate thickness d, i.e., including the 7 	m in the experi-
ment, phonons propagate ballistically from the point source
in the Si substrate. As a relatively crude but simple approxi-
mation, one can assume that the point heater at the surface of
the Si substrate radiates the power P uniformly in the hemi-
sphere filled by the substrate. In this case the energy density
u at a distance r from the source is
u = P/2r2 . 15
A fraction f of this energy in the nonequilibrium flux of
phonons is absorbed by the thermometer. In this process, it is
seen by the thermometer as the excess energy density ue that
corresponds to local equilibrium at some temperature T
above the background bath temperature T0. In the tempera-
ture range of the experiment, we can use the usual Debye
law, uT4, for the equilibrium energy density of the phonon
system,
ue = /4T4 − T0
4 , 16
where  is the coefficient in the Debye specific heat C
=T3. Equating the energy density 16 to a fraction f of
density 15, we get the effective substrate temperature at the
distance r from the source,
Tr,P = mT04 + 2fPr2
1/4
. 17
The 7 	m solid line in Fig. 4 shows the dependence of
temperature T on power P calculated from Eq. 17 using the
fraction f as a fitting parameter. The combination of other
factors  in Eq. 17 is the same as the one that determines
the thermal conductivity in Eqs. 10 and 11, and its value
FIG. 3. Silicon wafer with SINIS heaters and thermometers used for the
overheating measurements.
FIG. 4. Measured temperature on the surface of a silicon substrate as a
function of the heating power at 7 	m squares and 2.8 mm circles dis-
tances from the pointlike heater. The solid line represents the dependence of
temperature on heating power at 7 	m distance from the heater calculated
from Eq. 17 with absorbtion coefficient f =0.72. The results of the solution
of Eq. 18 with the boundary conditions 19 for 2.8 mm are shown as
dotted =4,4=44 W/m2 K4 and dashed =3,3=6 W/m2 K3 lines.
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for Si can be taken from Eq. 11. We see that one can obtain
a good fit of the observed TP dependence with f0.72.
The strength of the substrate heating at the larger dis-
tance, 2.8 mm, is determined by the interplay of the horizon-
tal heat flow along the substrate and the heat leakage into the
sink through the glue layer Fig. 1. As was discussed above,
since the phonon mean free path l is much larger than the
substrate thickness d=0.635 mm, the horizontal heat conduc-
tance Kh is dominated by the phonon scattering at the sub-
strate surface. For mostly diffusive scattering, ld, and Eqs.
10 and 11 give
Kh = dKd  T3.
The vertical heat conductivity K is determined by either
Kapitza resistance or heat resistance of amorphous glue layer
and can be written as
K = T − T0
 ,
where the power  is equal to 3 or 4, and the coefficients 
include all temperature-independent factors. Neglecting the
influence of the external boundaries of the substrate we as-
sume that the heat flow from the heater has radial symmetry.
In this case, the equation describing the balance between the
horizontal and vertical heat flows has the form
1
r

r
rT3T
r
 = T − T0 , 18
where r is the radial distance from the heater. This equation
is valid on the scale of distances larger than the substrate
thickness d and should be solved with the boundary condi-
tions describing the generation of power P by the heater at
r=0 and negligible heat flow though the outer edge of the
substrate at r=R R4 mm for the data presented in Fig. 4,
T3
T
r
+
P
2r
= 0, r→ 0; T
r
= 0, r = R . 19
The results of the solution of Eq. 18 with the boundary
conditions 19 are shown as dotted =4 and dashed 
=3 lines for 2.8 mm in Fig. 4. In these curves, an attempt
was made to describe the data by fitting . One can see
that the model does not describe the rapid temperature rise
with the power P in the whole range of powers. The initial
upturn of temperature with power can be reproduced assum-
ing either =3 or =4 if we take
3 = 6 W/m2 K3 or 4 = 44 W/m2 K4. 20
The variation of modeling curves with  more rapid tem-
perature rise for =3 suggests that the discrepancy between
theory and experiment is due to the substrate-sink heat con-
ductance dominated by the mechanism with weaker tempera-
ture dependence, although it is unclear what could be such a
mechanism in our setup. Nevertheless, the fact that the num-
bers in Eq. 20 lie within the reasonable range discussed
above makes it possible to say that the overall level of the
substrate-sink heat conduction agrees roughly with theoreti-
cal expectations. Finally, the overall level of the substrate
overheating presented in Fig. 4 seems to be consistent with
other measurements22 on similar Si substrates, although the
limitations of the thermometer used in Ref. 22 do not allow
for detailed comparison.
C. Thermalization of resistive films
In some cases gradient of electron temperature along the
resistor could play a significant role in electron-phonon re-
laxation discussed above. In particular, this is the case if the
resistor consists of two parts. One the vertical strip in Fig.
5a actually serves as the resistor, while the other the hori-
zontal strip does not carry an electric current and serves as
the cooling sink or fin. This shape of the resistor enables one
to optimize the two parts separately simplifying the design
procedure.
In this subsection, we estimate the length which limits
the useful size of the cooling fin. Increasing the fin size be-
yond this length does not improve electron cooling because
of the finite electron thermal conductivity in the resistor film.
The distribution of electron temperature along the fin is de-
termined by the electron thermal conductivity Ke in the film
and strength of electron-phonon relaxation Ke−p. The con-
ductivity Ke is proportional to the film thickness df and elec-
tron temperature Te,
Ke = dfeTe = eTe, 21
whereas
Ke−p = dfTe
5
− T0
5 = e−pTe
5
− Tp
5 . 22
A similar model of the temperature distribution is ob-
tained by assuming a uniform semi-infinite film connected at
its side to a hot spot see Fig. 5b. This hot spot approxi-
mates one end of a resistor of width 2r1. Equations corre-
sponding to the distribution of electron temperature along the
fin both in the linear m=0 and in cylindrical m=1 cases
can be presented as
FIG. 5. The sketch of the shunt resistor with cooling fins of different
geometries.
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1
rm

r
rmeTe
Te
r
= e−pTe
5
− Tp
5 . 23
Equation 23 for the linear case m=0 and TeTp has an
analytical solution,
Te = S/r + r02/3, 24
where S14/9e /, and r0=S /Te13/2 with Te1 denoting
electron temperature at the left hot boundary of the fin.
Solution for the cylindrical case m=1 is qualitatively simi-
lar if r is replaced with r−r1.
The distance rd at which the efficiency of electron-
phonon relaxation Te
5 becomes two times smaller than at
the boundary Te
5
=0.5Te1
5 ,
rd = 23/10 − 1r0  0.23r0, 25
can be considered as the maximum effective size of the fin:
an increase of the fin size beyond rd does not noticeably
improve resistor cooling. On the other hand, for rrd, one
can neglect the variation of electron temperature in the fin
and its thermal resistance is determined by its volume  and
electron-phonon coupling constant  through Eq. 3. As a
numerical example, we take a copper film for which e
1 W K−2 m−1 and 2109 W K−5 m−3. This gives rd
2 mm at the electron temperature of Te=100 mK.
III. GENERAL RECOMMENDATIONS ABOUT THERMAL
DESIGN
To summarize our arguments we present in Fig. 6 the
thermal designs for the SFQ-qubit circuits with different lev-
els of power dissipation. A scientific experiment on qubits
controlled by a simple SFQ circuit with the power dissipa-
tion below 50 nW is basically doable on a single silicon chip
Fig. 6a. In this case, the temperature of silicon substrate
T1 in the vicinity of qubits can only slightly exceed the
bath temperature T0, while the electron temperature of resis-
tors of the SFQ circuit can be as high as 500 mK. If needed,
electron temperature in a few resistors can be reduced to
about 100 mK by cooling fins. A higher dissipation power is
acceptable for the chip with additional thermal insulation
for example, porous silicon or specially etched structure on
the back of the chip between areas with qubits and SFQ
circuits Fig. 6b. The relatively high thermal resistance
along the substrate as compared to the resistance between the
substrate and the sample holder makes it possible to keep
qubits at low temperature T1. The increase of power dissi-
pation above 500 nW requires even better thermal separation
of the circuits, and in this case the SFQ circuits could not be
placed on the same chip with the qubits. The two-chip design
Figs. 6c–6e practically eliminates the problem of over-
heating of qubit circuitry. Moreover, it allows utilization of
two independent fabrication technologies for SFQ and qubit
circuits, and as a result, the conventional SFQ circuits can be
immediately used in qubit support circuits. Both chips can be
kept on the same metal sample holder Fig. 6c if the dis-
sipated total power does not increase T0 significantly above
the temperature of the mixing chamber. Usually the cooling
power of a dilution refrigerator is not a problem up to a
dissipation level of a few microwatts. For higher power
more complicated SFQ circuits the separate active cooling
of both circuits is required Fig. 6d. The quantum circuit is
supposed to be at the temperature below 50 mK, but the SFQ
chip can be kept at higher temperature T3. In this case a
few different refrigerating stages with the cooling power in
the milliwatt range can be used for cooling SFQ circuits. As
discussed above, the electron temperature of shunt resistors
in the SFQ circuits with reduced critical current should typi-
cally be about 500 mK and does not strongly depend on the
lattice temperature which is below 500 mK. A 3He evapora-
tion refrigerator delivering enough cooling power at a tem-
perature of about 300 mK is a very attractive solution for
cooling SFQ circuits. Unfortunately this leads to essential
complication of cryogenic equipment. A more natural solu-
tion is to make use of different stages in the dilution refrig-
erator for cooling the SFQ circuit: 1 K pot temperature of
1–2 K or 3He evaporator 600–800 mK. The latter is more
FIG. 6. Optimization of thermal design for the circuits of different com-
plexities. Designs with both circuits mounted at the same holder: a SFQ
and quantum circuits on the same Si chip, b substrate with improved
thermal insulation between two parts, and c two-chip solution. Separate
cooling of circuits with different temperatures and power dissipations: two
chips with independent cooling connected by rf lines d and inductively or
capacitively coupled e.
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attractive and natural due to lower temperature and because
some heating of this stage is in any case necessary for op-
eration of the dilution refrigerator.
When we consider two circuits mounted at different tem-
peratures, the thermal load through connecting wires should
be limited to prevent overheating of the qubit circuit. In the
case of superconducting Nb or Al leads connecting two
chips at 1 K and at 20 mK, respectively, a heat load is about
100 nW, if the total cross-section area of the wires is
0.1 mm2 and the length is 10 mm. This may be acceptable in
most cases, but an inductive or/and capacitive coupling be-
tween the circuits Fig. 6e is a more suitable option for a
fully scalable solution.
Our discussion assumed a chip size of 55 mm2 glued
to a bulk copper heat sink and the power levels mentioned
above should be considered as order-of-magnitude estimates.
These estimates can be affected by changes in the system
design, i.e., different substrate materials and geometries
both area and thickness, improved thermal contact between
the substrate and the heat sink increased contact area, modi-
fication of the contact surfaces, etc., and more powerful di-
lution refrigerator.
IV. SFQ CIRCUIT OPERATING AT SUBKELVIN
TEMPERATURES
The direct way of transferring SFQ circuit design to the
subkelvin temperature range is to reduce all currents, includ-
ing critical currents of Josephson junctions and dc bias cur-
rents, proportionally to the effective temperature of the junc-
tions. With this scaling, the existing technology can then be
used as such and most of the existing SFQ logic elements
can be adopted with some modifications. We carried out such
scaling for several basic SFQ circuits and present here the
results for the simplest circuit, a balanced comparator. The
balanced comparator is one of the principal building blocks
of more complex circuits, but it can also be used directly as
a thermometer, providing a convenient way of testing ther-
mal characteristics of the circuit.
The circuit Fig. 7 contains three shunted Josephson
junctions and requires for its operation three dc bias currents.
One bias current provides the necessary dc bias of compara-
tor junctions J2 and J3. The junctions are in the supercon-
ducting state and carry dc about 70% of their critical cur-
rents. The other bias current is applied to a relatively low
resistance RV to supply a low, e.g., 12 	V, voltage drop Vin.
Junction J1 converts this dc voltage into a sequence of SFQ
pulses generated with frequency f in= 2e /hVin. The SFQ
pulses escape from the circuit either via junction J2 or via
junction J3 depending on the dc I. Thermal or quantum noise
smoothes the otherwise sharp transition between these two
escape channels. According to a well-developed and experi-
mentally confirmed theory, the current width I of the “gray
zone” of this transition in the regime dominated by thermal
fluctuations see, e.g., Refs. 3 and 23 is
I  2ITIC1/2. 26
Here IT=2kBT /0 and  is a dimensionless parameter de-
termined by comparator and driver characteristics—see Refs.
23–25 for details. The temperature dependence of I can be
used to determine electronic temperature in the shunt resis-
tors.
The comparator was fabricated using a standard
100 A/cm2 Nb trilayer process of HYPRES, Inc. with PdAu
resistors. The layout of the comparator, which includes two
nominally identical junctions left part of the circuit and the
driver, is shown in Fig. 7. The comparator parameters, Ic
=10 	A and Rs=2 
, were chosen for operation at sub-
kelvin temperatures. The junction critical current Ic was thus
reduced by an order of magnitude from its usual value for
temperatures around 4 K. For these parameters, the junctions
are overdamped and the crossover temperature T* between
the regimes of thermal and quantum fluctuations26 is given
by the relation T*eVc /kB70 mK, where Vc= IcRs. This
means that quantum broadening of the gray zone of the com-
parator can be neglected in our measurements.
The measurement procedure was similar to that de-
scribed in Ref. 23: the width I of the gray zone was ob-
tained from the dc voltage V across one of the comparator
junctions as a function of the applied current I inset in Fig.
8 and its temperature dependence is presented in Fig. 8. The
dashed line corresponds to the theoretical prediction in the
thermal limit Eq. 26 assuming that the effective electron
FIG. 7. Layout and equivalent circuit of the measured comparator.
FIG. 8. Temperature dependence of the width of the gray zone of the mea-
sured comparator. The squares and dashed line are experimental data and
theoretical prediction for thermal limit, respectively.
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temperature of the resistors coincides with the bath tempera-
ture T. At bath temperatures above 0.4 K experimental be-
havior of I agrees well with the theoretical prediction. At
lower temperatures, I does not demonstrate a noticeable
dependence on T as a result of the overheating of the com-
parator circuit. This prevents the reduction of electron tem-
perature below 0.4 K.
Electrical and geometrical parameters of the circuit can
be used to estimate the electron temperature expected from
the heating model discussed in Sec. II. The circuit contains
four resistors. Two shunt resistors of the comparator junc-
tions are located about 4 	m from the junctions. Each of
them occupies an area of 7.2512.5 	m290 	m2. One
more resistor with the area of 10.514.5 	m2152 	m2
shunts the driver junction J1 and is located at about 50 	m
from the comparator junctions. The last resistor RV seen in
the layout of Fig. 7 as four resistors in parallel has the total
area of 25.56 	m24612 	m2 and is 125 	m away
from the comparator. All resistors are made of a 0.1 	m
PtAu film with 2 
 sheet resistance, and designed values of
the comparator shunts, driver shunt, and resistor RV are 2,
1.8, and 1.4 
, respectively. The voltage drop across the
generator shunt, RV resistor, and the cumulative voltage drop
on both comparator shunts are all about 12 	V, while the
distribution of the voltage between the two comparator junc-
tions J2 and J3 depends on the current I.
We estimate electron temperature Te in the shunts of the
comparator junctions at the center of the gray zone I0,
when both shunts have the same voltage drop of 6 	V. The
shunt parameters from the previous paragraph give their vol-
ume =910−18 m3 and the dissipated power P=1.8
10−11 W. Using these numbers together with negligible
phonon temperature Tp and an estimate of electron-phonon
constant 4 in Eq. 3, we get Te0.3 K. Remote resistors
do not affect the estimate of Te. Their electrical noise
changes only the comparator bias and does not contribute to
the width of the gray zone in the case of identical junctions
J2 and J3. The phonon overheating in the vicinity of the
comparator junctions due to the power dissipated in these
resistors can be estimated from Eq. 17 to be negligible,
30 mK. This means that electron overheating in the junc-
tion shunt resistors is indeed the dominant overheating factor
in our experiment. We note that the measured overheating is
somewhat higher than the estimate within our model. The
most probable reason for this discrepancy is a small asym-
metry between the junctions J2 and J3 which makes it pos-
sible for the noise of all resistors in the circuit to contribute
to I. In view of this and other possible sources of extra
broadening, an agreement between the estimate of Te and the
observed saturation of I is quite good.
V. CONCLUSION
We have analyzed the thermal properties of a typical
SFQ circuit at subkelvin temperatures and performed several
measurements testing the basic elements of the heat conduc-
tion scheme Fig. 1 of the circuit. Local overheating of elec-
trons in resistors is controlled by electron-phonon coupling,
while global overheating of the chip is determined by the
competition between ballistic phonon propagation along the
substrate and the leakage into the heat sink that is limited by
the Kapitza resistance or the thermal resistance of the glue
layer. Our analysis and data suggest that integration of
simple SFQ circuits with qubits on a single chip should be
possible if the total power dissipated by the SFQ components
is below 50 nW. Scalable solutions for a multiqubit system
with large power dissipation require two-chip hybrid de-
signs with separate active cooling of the qubit and the SFQ
chips. An alternative strategy based on complete revision of
the SFQ approach e.g., development of reversible SFQ cir-
cuits should be considered as a longer term goal.
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